

# CETPA INFOTECH PVT. LTD.

## CURRICULUM OF VERILOG HDL

### INTRODUCTION TO VLSI

- Need, Scope, Use and History of VLSI
- Introduction to Chip Design Process
- Description of Hardware Description Languages
- Applications of VLSI
- Evolution of Computer Aided Digital Design
- Emergence of HDL's
- VLSI Design Flow.
- Importance of HDL's.

### INTRODUCTION TO VERILOG HDL

- Need, Scope, Use and History of Verilog HDL
- Special Features of Verilog HDL
- Application of Verilog HDL in Market and Industries
- Discussion of Verilog HDL & other procedural language.

### DESIGNING IN VERILOG HDL

- Design Methodology
  - ❖ Top-Down Methodology
  - ❖ Bottom-up Methodology
- Design Simulation and Design Synthesis
- Verilog HDL Design Flow
- Keyword description in VERILOG HDL
  - ❖ Module Description

### DATA TYPES IN VERILOG HDL

- Lexical Conventions
- Description of Data types
  - ❖ Net
  - ❖ Register
- Scalar Data Description
- Vector Data Description
- Parameters Description
- Array Description

### INTRODUCTION OF DIFFERENT MODELING STYLE

- Gate level Modeling
- Dataflow modeling
- Behavioral Modeling
- Switch level Modeling

### GATE LEVEL MODELING

- Logic Gate Primitive
- Gate Instantiation
- Design RTL from Logic Diagram
- Delays in Gate-Level Design
  - ❖ Rise Delay
  - ❖ Fall Delay
  - ❖ Turn off Delay

### DATAFLOW MODELING

- Continuous Assignment statement
- Implicit Assignment statement
- Delay
  - ❖ Assignment Delay
  - ❖ Implicit Assignment Delay
  - ❖ Net declaration Delay
- Expressions
- Basic Operators
- Verilog specific operators (Case equality etc.)
- Operands
- Operator Precedence

### BEHAVIORAL MODELING

- Structured Procedural Statements
  - ❖ Always Statements
  - ❖ Initial Statements
- Blocking Statement
- Non blocking Statement
- Timing Control Statement
  - ❖ Delay Based Timing Control
  - ❖ Event Based Timing Control
- Conditional statements
  - ❖ If-else statements
  - ❖ Case statements
- Loops
  - ❖ While loop

- ❖ For loop
- ❖ Repeat loop
- ❖ Forever loop
- Block Statements
  - ❖ Parallel block
  - ❖ Sequential block

### FINITE STATE MACHINE (FSM)

- Introduction to FSM
- Mealy Machine
- Moore Machine
- Flip-flops
- Counters

### MINOR PROJECTS

- TLC by Sensors
- TLC four way based on timing control
- ALU Design
- Shift unit Design
  - ❖ LFSR (Linear Feedback Shift Register)
  - ❖ MISR (Multiple Input Signature Register)
- Booth Multiplier
- Wallace Multiplier
- Comparator Unit Design

### HARDWARE IMPLEMENTATION

- Introduction to FPGA
- Introduction to CPLD
- Brief discussion of Hardware kit
- Working on Physical FPGA and CPLD
- LED Interfacing
- 7-segment interfacing
- LCD Interfacing
- Keypad Scanner
- Clock Divider RTL Code

### USEFUL MODELING TECHNIQUE

- Procedural Continuous Assignment Statement
  - ❖ Assign Statement

<ul style="list-style-type: none"> <li>❖ Deassign Statement</li> <li>❖ Force Statement</li> <li>❖ Release Statement</li> <li>• Defparam Statement</li> <li>• Switch level Modeling style <ul style="list-style-type: none"> <li>❖ MOS Switches</li> <li>❖ Bidirectional Pass Switches.</li> <li>❖ Resistive MOS Switches</li> </ul> </li> <li>• Introduction to system Verilog</li> <li>• Sub Programs</li> <li>• Tasks</li> <li>• Functions</li> <li>• Difference between Tasks and Functions</li> <li>• Understanding of Automatic keyword in Tasks and Functions</li> </ul>	<ul style="list-style-type: none"> <li>• User Defined Primitives (UDP's) <ul style="list-style-type: none"> <li>❖ Combinational UDP'S</li> <li>❖ Sequential UDP'S.</li> </ul> </li> <li>• Verilog Test bench</li> <li>• Test Bench for Combinational Design</li> <li>• Test Bench for Sequential Design</li> <li>• Sequential Block (Begin-end)</li> <li>• Parallel Block (Fork –Join)</li> <li>• Logic synthesis</li> <li>• System Task <ul style="list-style-type: none"> <li>❖ \$display</li> <li>❖ \$monitor</li> <li>❖ \$finish</li> <li>❖ \$stop</li> <li>❖ \$random</li> </ul> </li> </ul>	<ul style="list-style-type: none"> <li>• Compiler Directives <ul style="list-style-type: none"> <li>❖ `define</li> <li>❖ `include</li> <li>❖ `ifdef</li> <li>❖ `ifndef</li> <li>❖ `timescale</li> </ul> </li> </ul> <p><b><u>MEMORY MODELING</u></b></p> <ul style="list-style-type: none"> <li>• RAM &amp; ROM designing</li> <li>• Bi - directional ports</li> <li>• Case X and Case Z statements</li> </ul> <p><b><u>MAJOR PROJECTS</u></b></p> <p><b>Project list mentioned on--</b>  <a href="http://www.cetpainfotech.com">http://www.cetpainfotech.com</a></p>
--	---	---

**HEAD OFFICE:** 200 Purwavali , 2nd Floor, (Opp. Railway Ticket Agency), Railway Road , Ganeshpur, Roorkee – 247667, Ph.No.: 09219602769, 01332-270218 Fax - 1332 – 274960

**CORPORATE OFFICE:** D-58, Sector-2, Near Red FM. Noida -201301, Uttar Pradesh  
Contact Us: +91-9212172602 , 0120-4535353

**BRANCH OFFICE:** 401 A, 4<sup>th</sup> Floor, Lekhraj Khazana, Faizabad Road, Indira Nagar, Lucknow-220616 (U.P.) Ph. No: +91-522-6590802, +91-9258017974,

**BRANCH OFFICE:** 105, Mohit Vihar, Near Kamla Palace, GMS Road, Dehradun-248001, UK Contact: +91-9219602771, 0135-6006070

**Toll Free- 1800-8333-999 (from any network)**

